

High Speed System Applications

Table of Contents

SECTION 1: HIGH SPEED DATA CONVERSION OVERVIEW	1.0
Data Converter Selection: It's Not Just Bits and Speed.....	1.1
ADC Architectures, Applications, Resolution, Sampling Rates.....	1.2
Successive Approximation ADCs	1.3
Typical Muxed Data Acquisition System.....	1.4
Basic Successive Approximation ADC (Feedback Subtraction ADC).....	1.5
Typical SAR ADC Timing.....	1.6
3-Bit Switched Capacitor DAC.....	1.7
Modern 12-Bit 1.5MSPS SAR ADC with 8-Channel Input Multiplexer.....	1.8
AD7641 18-Bit, 2 MSPS PulSAR® ADC.....	1.9
Interfacing Industrial-Level Bipolar Signals to Low-Voltage ADCs.....	1.10
AD7328 13-Bit, 1MSPS iCMOS™ ADC with True Bipolar Inputs.....	1.11
Pipelined ADCs	1.12
ADC Architectures, Applications, Resolution, Sampling Rates.....	1.13
3-bit All-Parallel (Flash) Converter.....	1.14
6-bit Two-Stage Subranging ADC.....	1.15
Residue Waveforms at Input of N2 SADC.....	1.16
6-Bit Subranging Error Corrected ADC, N1 = 3, N2 = 4.....	1.17
Generalized Pipeline Stages in a Subranging ADC with Error Correction.....	1.18
Clock Issues in Pipelined ADCs.....	1.19
Typical Pipelined ADC Timing for AD9235 12-Bit, 65-MSPS ADC.....	1.20
Summary: SAR vs. Pipelined ADCs.....	1.21
Measures of ADC Dynamic Performance	1.22
Important AC Performance Specifications for ADCs.....	1.23
Ideal N-bit ADC Quantization Noise.....	1.24
Quantization Noise Spectrum.....	1.25
SINAD, ENOB, SNR, and THD.....	1.26
AD9244 14-Bit, 65MSPS ADC SINAD and ENOB for 1V and 2V Input Span.....	1.27
Relationship Between SINAD, SNR, and THD.....	1.28
Dynamic Performance Analysis of ADCs Using FFT Techniques.....	1.29
Ideal 12-Bit ADC, Input = 2.111MHz, f_s = 82MSPS, Average of 5 FFTs, M = 16,384.....	1.30
Location of Distortion Products: Input Signal = 7MHz, Sampling Rate = 20MSPS.....	1.31
Spurious Free Dynamic Range (SFDR) in Communications Systems.....	1.32
Second and Third-Order Intermodulation Products for f_1 = 5MHz, f_2 = 6MHz.....	1.33
Two-Tone SFDR for AD9445 14-bit, 80/105MSPS ADC, Input Tones: 55.25MHz and 56.25MHz.....	1.34
Tradeoffs: SNR, SFDR, and Bandwidth Versus Power Level.....	1.35
SNR, SFDR, and Bandwidth Tradeoffs or Simplified Sample-and-Hold Model.....	1.36
Sampling Clock Jitter and Aperture Jitter Increase ADC Noise.....	1.37
Theoretical SNR and ENOB Due to Jitter vs. Fullscale Sinewave Analog Input Frequency.....	1.38
High Speed ADC Applications in Software Radios	1.39
U.S. Advanced Mobile Phone Service (AMPS) Superheterodyne Analog Receiver.....	1.40
Generic IF Sampling Wideband Software Radio Receiver and Transmitter.....	1.41
Undersampling and Frequency Translation Between Nyquist Zones.....	1.42
Undersampling and Oversampling Combined Results in Process Gain.....	1.43
AD9444 Sampling at 61.44MSPS with 4 WCDMA Inputs Centered at 46.08MHz.....	1.44
Typical RF Spectrum of a Multicarrier CDMA2000 Receiver	1.45
I/Q Digital Modulation Schemes.....	1.46
Bit Error Rate Versus Carrier-to-Noise Ratio (C/N).....	1.47

High Speed System Applications

Table of Contents

GSM 1800/1900 MHz Wideband Receiver.....	1.48
GSM 1800/1900 MHz Spurious Requirements.....	1.49
Two-Tone Intermodulation Distortion in Multichannel Sysem (GSM-1800/1900 MHz).....	1.50
Approximate Wideband ADC Requirements for Popular Wireless Air Interface Standards.....	1.51
CCD/CIS Imaging for Digital Cameras and Camcorders.....	1.52
Linear and Area CCD Arrays.....	1.53
Output Stage and Waveforms.....	1.54
Correlated Double Sampling (CDS).....	1.55
AD9898 CCD Signal Processor with Precision Timing™ Generator.....	1.56
ADC Applications in Video.....	1.57
Model for Generating the Composite Video Signal from RGB Components	1.58
What the Analog Connectors Look Like on a High-End Receiver.....	1.59
Video Decoders and Encoders for Enhanced Definition and High Definition TV.....	1.60
Important Video ADC Specifications.....	1.61
ADV7180 10-Bit SDTV Video Decoder.....	1.62
Flat Panel Display Interface Electronics.....	1.63
Flat Panel Analog and Digital Interfaces.....	1.64
AD9888 100/140/170/205MSPS Analog Flat Panel Interface.....	1.65
High Speed ADC Applications in Ultrasound.....	1.66
Ultrasound Application: Analog Versus Digital Beamforming.....	1.67
Time Gain Amplifier Compensates for Signal Attenuation in Body.....	1.68
Multichannel Ultrasound Application for AD8334 VGA and AD9228 Uses 264mW/Channel.....	1.69
Key Specifications for Ultrasound ADCs.....	1.70
ADC Evaluation Hardware and ADIsimADC® Modeling Tool.....	1.71
Analog Devices' High Speed ADC FIFO Evaluation Kit.....	1.72
FPGA Board Allows Easy Conversion from Serial LVDS.....	1.73
ADIsimADC® Modeling Tool.....	1.74
ADC Modeling: ADIsimADC®.....	1.75
Setting Up ADIsimADC®.....	1.76
AD9246 14-Bit, 105/125MSPS ADC $f_{in} = 2.211\text{MHz}$, $f_s = 125\text{MSPS}$, FFT Output.....	1.77
AD9246 14-Bit, 105/125MSPS ADC $f_{in} = 170.111\text{MHz}$, $f_s = 125\text{MSPS}$, FFT Output.....	1.78
AD9246 14-Bit, 105/125MSPS ADC SFDR Amplitude Sweep $f_{in} = 170.111\text{MHz}$, $f_s = 125\text{MSPS}$	1.79
AD9246 14-Bit, 105/125MSPS ADC SFDR Amplitude Sweep $f_{in} = 170.111\text{MHz}$, $f_s = 125\text{MSPS}$	1.80
AD9246 14-Bit, 105/125MSPS ADC SFDR Amplitude Sweep $f_{in} = 170.111\text{MHz}$, $f_s = 125\text{MSPS}$	1.81
AD9246 14-Bit, 105/125MSPS ADC SFDR Amplitude Sweep $f_{in} = 170.111\text{MHz}$, $f_s = 125\text{MSPS}$	1.82
SECTION 2: OPTIMIZING DATA CONVERTER INTERFACES	2.0
Data Converter Interface Overview.....	2.1
General Trends in Data Converters Affecting Interface Design.....	2.2
Driving the ADC Analog Input.....	2.3
ADC Analog Inputs Are Not Ideal and Require Suitable Drivers.....	2.4
Single-Ended DC Coupled Amplifier Drivers for ADCs.....	2.5
Op Amp Gain and Level Shifting Circuits.....	2.6
Single-Ended Level Shifter with Gain Requires Rail-to-Rail Op Amp.....	2.7
A True Rail-to-Rail Input Stage.....	2.8

High Speed System Applications

Table of Contents

Popular Op Amp Output Stage.....	2.9
Almost Rail-to-Rail Output Stages.....	2.10
Input Circuit of AD7276 2.35V-3.6V, 12-Bit, 3MSPS 6-Lead TSOT ADC.....	2.11
Low Source Resistances Can Drive the AD7276 Input Directly.....	2.12
Op Amp Driver for AD7276 Requires Dual Supply Op Amp.....	2.13
Differential Amplifier Drivers for ADCs.....	2.14
Simplified Input Circuit for a Typical Unbuffered Switched Capacitor CMOS Sample-and-Hold.....	2.15
Typical Single-Ended (A) and Differential (B) Input Transients of CMOS Switched Capacitor ADC.....	2.16
Advantages of Differential Analog Input Interfaces for Data Converters.....	2.17
ADA4941 Driving AD7690 18-Bit PulSAR® ADC in +5V Application.....	2.18
Positioning the Noise Reduction Filter to Reduce the Effects of the Op Amp Noise.....	2.19
Relationship Between Equivalent Noise Bandwidth and 3-dB Bandwidth for Butterworth Filter.....	2.20
ADA4922-1 Driving AD7634 18-Bit iCMOS PulSAR ADC in ± 12 V Industrial Application.....	2.21
DC Coupled Single-Supply Level Shifter for Driving AD922x ADC Input.....	2.22
AD813x and ADA493x Differential ADC Drivers Functional Diagram and Equivalent Circuit.....	2.23
DC Coupled AD8138 Driving AD9235 12-Bit, 20/40/65MSPS CMOS ADC, Baseband Signal.....	2.24
ADA4937-1 Driving AD6645 in +5V DC Coupled Application.....	2.25
ADA4938-1 (0V, 10V) Driving AD9446 in DC Coupled Application.....	2.26
ADA4938-1 (0V,+10V) Driving AD9445 in DC Coupled Application.....	2.27
ADA4938-1 (± 5 V) Driving AD9246 1.8V ADC in DC Coupled Application.....	2.28
Equivalent Input Circuit Models for Buffered (BiCMOS) and Unbuffered (CMOS) Pipelined ADCs.....	2.29
Buffered and Unbuffered Differential ADC Inputs Structures.....	2.30
Input Impedance Model for Buffered and Unbuffered Input ADCs.....	2.31
Unbuffered CMOS ADC (AD9236) Series Input Impedance in Track Mode and Hold Mode.....	2.32
Converting Between Series and Parallel Equivalent Circuits.....	2.33
Unbuffered CMOS ADC (AD9236) Parallel Input Impedance in Track Mode.....	2.34
Basic Principles of Resonant Matching.....	2.35
Resonant Matched Design Example: AD8370 Variable Gain Amplifier	
Driving AD9236 12-Bit, 80MSPS ADC with 70MHz IF.....	2.36
AD8370/AD9236 Matching and Anti-Alias Filter Interface Design for 70MHz IF.....	2.37
Simulated Response of Interface.....	2.38
Before and After Adding Matching Analog Antialiasing Filter Network.....	2.39
Wideband Design Example: AD8352 Variable Gain Amplifier Driving	
AD9445 14-Bit, 125MSPS Buffered Input ADC.....	2.40
AD8352 2GHz Differential Amplifier Driving AD9445 14-Bit, 125MSPS ADC.....	2.41
FFT Data for AD8352 Driving AD9445 Input = 98.9MHz, Sampling Rate = 105MSPS.....	2.42
Transformer Drivers.....	2.43
Transformer Coupling into the AD9446 16-Bit, 80/100MSPS BiCMOS Buffered Input ADC, Baseband Signal.....	2.44
Differential Amplifiers vs. RF Transformer/Balun Drivers.....	2.45
Transformer Insertion Loss and Return Loss.....	2.46
Data for Mini-Circuits TC1-1-13M Balun.....	2.47
Baseband Sampling Applications for Buffered Input ADCs.....	2.48
Double Transformers/Baluns May Improve Performance of Buffered ADCs for IF Frequencies > 100MHz.....	2.49
Double Transformer Improves 2nd Harmonic Distortion by 10.5dB at 290MHz IF.....	2.50
Switched-Capacitor ADC Input Configurations for Wideband Signals.....	2.51

High Speed System Applications

Table of Contents

Transformer Driver Resonant Matched Design Example: Unbuffered

CMOS ADC, IF = 170MHz, Sampling Rate = 65MSPS	2.52
Design Example: 170MHz IF Signal Sampled at 65MSPS	2.53
Design Example: Design Requirements and ADC Requirements	2.54
Design Example: AD9238 Switched Cap ADC Baseline Performance Without R and L	2.55
Design Example: Determining Initial Values of Shunt R and L	2.56
Design Example: AD9238 Switched Cap ADC – Iterate to Achieve Performance	2.57
Design Example: Final Configuration for Input Resonant Match	2.58
Design Example: AD9238 Switched Cap ADC - Final Results – Bandwidth & Passband Flatness	2.59
Summary of Generic High Speed ADC Driver Interface Problem	2.60
References	2.61

Sampling Clock Drivers

Effect of Sampling Clock Phase Noise on Ideal Digitized Sinewave	2.63
Theoretical SNR and ENOB Due to Jitter vs. Fullscale Sinewave Analog Input Frequency	2.64
Additive RMS Jitter of Logic Gates/Drivers	2.65
Calculating Jitter from Phase Noise	2.66
Jitter Calculations for Low Noise 100MHz Crystal Oscillators	2.67
Ultra Low Jitter (<100 fs) Differential Clock Source	2.68
Using a Phase-Locked Loop (PLL) and Bandpass Filter to Condition a Noisy Clock Source	2.69
Oscillator Requirements vs. Resolution and Analog Input Frequency	2.70
Square or Sine Source Input using a 1.8V or 3V CMOS Single-Ended Clock Driver	2.71
Low Jitter Single-Ended to Differential PECL Driver	2.72

ADC Data Outputs

Typical CMOS Digital Output Drivers	2.74
Use Series Resistance to Minimize Charging Current of CMOS Digital Outputs	2.75
LVDS Driver Designed in CMOS	2.76
AD9228 Quad 12-Bit, 40/60MSPS, 1.8V LVDS Output ADC	2.77
AD9228 LVDS Output Data Timing Diagram	2.78
Output Driving Summary	2.79

SECTION 3: DACs, DDSs, PLLs, AND CLOCK DISTRIBUTION

3.0

High Speed CMOS DACs

PMOS Transistor Current Switches	3.1
High Speed 3-Bit Binary DAC with Complementary Current Outputs	3.2
High Speed 3-Bit Thermometer (Fully Decoded) DAC with Complementary Current Outputs	3.3
Typical TxDAC® 14-Bit CMOS Segmented DAC Core	3.4
Location of First 9 Harmonic Products: Output Signal = 7MHz, DAC Update Rate = 20MSPS	3.5
Measuring DAC Distortion and SNR with an Analog Spectrum Analyzer	3.6
DAC sin x/x Roll Off (Amplitude Normalized)	3.7
Oversampling Interpolating DAC	3.8
Oversampling and Interpolation in the Time Domain	3.9
Using the DAC Harmonic Image Tool	3.10
Harmonic Images Design Tool (Ideal DAC) Placement of 2nd Harmonic Spurs	3.11
Harmonic Images Design Tool (Ideal DAC) Placement of 3rd Harmonic Spurs	3.12
Harmonic Images Tool (AD9777 Interpolating TxDAC)	3.13

DAC Applications in Transmitters

Applying Nyquist's Criteria to Interpolating and Modulating DACs	3.14
Catagories of DACs in the TxDAC® Family	3.15
Two Popular Methods for RF Upconversion	3.16

High Speed System Applications

Table of Contents

AD9779 Multicarrier WCDMA Signal, 4x Interpolation, $f_{\text{DATA}} = 122.88$ MSPS, $f_{\text{DAC}}/4$ Modulation.....	3.19
AD9779 Multicarrier WCDMA Signal, 4x Interpolation, $f_{\text{DATA}} = 122.88$ MSPS, $f_{\text{DAC}}/4$ Modulation.....	3.20
AD9776/AD9778/AD9779 12/14/16-Bit Dual 1GSPS DACs.....	3.21
AD9957 1 GSPS Quadrature Digital Up Converter (QDUC) "Mixer" DAC.....	3.22
Buffering DAC Outputs.....	3.23
Generalized Model of a High Speed CMOS DAC Output such as the AD978x and AD977x Series.....	3.24
Differential Transformer Coupling.....	3.25
Transformer Coupling out of the AD9786 on Evaluation Board.....	3.26
Differential DC Coupling Using a Dual Supply Op Amp.....	3.27
Differential DC Coupling with a Single Supply Op Amp.....	3.28
Buffering High-speed DAC Outputs Using the AD813x or ADA493x Differential Op Amps.....	3.29
DAC Evaluation Hardware and Software.....	3.30
High Speed Converter Group DAC Bench Testing System.....	3.31
High Speed DAC Pattern Generator (DPG)-1.....	3.32
High Speed DAC Pattern Generator (DPG)-2.....	3.33
High Speed DAC Pattern Generator (DPG)-3.....	3.34
VisualDAC [™]	3.35
Direct Digital Synthesis.....	3.36
A Flexible DDS System.....	3.37
Signal Flow Through the DDS Architecture.....	3.38
Effect of Ratio of Sampling Clock to Output Frequency on SFDR for Ideal 12-bit DAC.....	3.39
AD9858 1GSPS DDS with Phase Detector and Analog Multiplier.....	3.40
DDS Single Loop Upconversion Using the AD9858.....	3.41
SpurKiller Technology.....	3.42
AD9911 SpurKiller 500MHz DDS.....	3.43
The Results of Using SpurKiller Technology on a DDS Output Spur.....	3.44
DDS On-Line Interactive Design Tool (ADIsimDDS).....	3.45
DDS Design Tool Main Screen.....	3.46
DDS Design Tool: Tabular Display of Spurs.....	3.47
DDS Design Tool: Display Options and Filter Selection.....	3.48
Phase Locked Loops.....	3.49
Basic Phase Locked Loop (PLL) Model.....	3.50
Phase/Frequency Detector (PFD) Driving Charge Pump (CP).....	3.51
Adding an Input Reference Divider and a Prescaler to the Basic PLL.....	3.52
Adding a Dual Modulus Prescaler to the PLL.....	3.53
Key PLL Specifications.....	3.54
Oscillator Phase Noise and Spurs.....	3.55
Phase Noise in dBc/Hz Versus Frequency Offset from Output Frequency.....	3.56
ADF4360 Family of Integrated PLLs.....	3.57
Block Diagram of ADF4110 Family.....	3.58
Integer-N Compared to Fractional-N Synthesizer.....	3.59
ADF4153 Fractional-N Synthesizer.....	3.60
ADF4153 Operating in Lowest Noise Mode for $N = 8581/130$	3.61
ADF4153 Operating in Lowest Spur Mode for $N = 8581/130$	3.62
PLL Design Software.....	3.63
ADIsimPLL Design Process.....	3.64
Data Panel and Time Domain Results Panel.....	3.65
Frequency Domain Results.....	3.66
ADIsimPLL—Schematic.....	3.67

High Speed System Applications

Table of Contents

PLL References.....	3.68
Clock Generation and Distribution.....	3.69
Dimensions of Performance in Clock Generation and Distribution ICs.....	3.70
Theoretical SNR and ENOB Due to Jitter vs. Fullscale Sinewave Analog Input Frequency.....	3.71
Application - Clocking at Baseband.....	3.72
ADF4001 200MHz Clock Generator PLL.....	3.73
Reducing the Complexity of Clocking at Baseband by Using ADF4360-8 Integrated PLL.....	3.74
ADF4360-8 Integrated Synthesizer and VCO Output: 65MHz to 400MHz.....	3.75
ADF4001/ADF4360-8 Jitter and Phase Noise.....	3.76
AD9540 655 MHz Low Jitter Clock Generator.....	3.77
System Clock Distribution Examples.....	3.78
AD9512 1.2GHz Clock Distribution IC.....	3.79
Clock Evaluation Kits.....	3.80
Clock Evaluation Board User Interface is Intuitive; Looks Like Block Diagram of Chip.....	3.81
ADIsimCLK Design and Simulation Software.....	3.82
ADIsimCLK Design Block Diagram.....	3.83
ADIsimCLK is Schematic Driven.....	3.84
ADIsimCLK Configuration Options.....	3.85
ADIsimCLK Outputs.....	3.86
Relative Timing of All Clocks is Available in the "Timing" View.....	3.87
Generating Low Jitter Clocks Using DDS Systems.....	3.88
Generating Clocks from a DDS.....	3.89
Test Set for Measuring Jitter of AD9958/AD9858 DDS Driving AD9515 Clock Distribution IC.....	3.90
New DDS Chips Like the AD9958 Dual Channel and AD9959 Quad Have Very Low Phase Noise.....	3.91
Application Note AN-823 Details Performance of AD9958 Driving AD9515.....	3.92
Summary: Clock and Timing IC Jitter.....	3.93
SECTION 4: PC BOARD LAYOUT AND DESIGN TOOLS.....	4.0
Grounding and Layout.....	4.1
Kirchoff's Law Helps Analyze Voltage Drops Around a Complete Circuit.....	4.2
A More Realistic View of the Impedance Between Grounds.....	4.3
Digital Currents Flowing in Analog Return Path Create Error Voltages.....	4.4
Calculation of Sheet Resistance and Linear Resistance.....	4.5
Even Small Common Ground Currents Can Degrade Precision Amplifier Accuracy.....	4.6
Wire and Strip Inductance Calculations.....	4.7
Basic Principles of Inductive Coupling.....	4.8
Magnetic Field Lines and Inductive Loop (Right Hand Rule).....	4.9
Proper Signal Routing and Layout Can Reduce Inductive Coupling.....	4.10
Capacitance of Two Parallel Plates.....	4.11
Capacitive Coupling Equivalent Circuit Model.....	4.12
A High Speed Converter Directly Interfacing to a Digital	
Data Bus Showing Path of Injected Noise.....	4.13
Partial Solution to the Noisy Data Bus Issue.....	4.14
Proper Grounding of Mixed-Signal Ics With Low Internal Digital Currents.....	4.15
Grounding and Decoupling Points.....	4.16
SNR vs. Input Frequency vs. Jitter.....	4.17
AD9510 Clock Generation and Distribution.....	4.18
Grounding Mixed Signal ICs: Single PC Board (Typical Evaluation/Test Board).....	4.19
Grounding Mixed Signal ICs with High Internal Digital Currents: Multiple PC Boards.....	4.20

High Speed System Applications

Table of Contents

Balanced Sampling Clock or Data Distribution From Analog to Digital Ground Planes.....	4.21
LVDS Driver and Receiver.....	4.22
<i>i</i> Coupler Block Diagram.....	4.23
<i>i</i> Coupler Operation.....	4.24
<i>i</i> Coupler Die Photo.....	4.25
A Slit in the Ground Plane Can Reconfigure Current Flow for Better Accuracy.....	4.26
Effects of 10pF Stray Capacitance on the Inverting Input on Amplifier Pulse Response.....	4.27
Parasitics Plagues Dynamic Response of PCB-based Circuits.....	4.28
Schematic and Layout of Current Source with U-shaped	
Trace on PC Board and Return through Ground Plane.....	4.29
DC Current Flow for Figure 4.29.....	4.30
AC Current Path without (left) and with (right) Resistance in the Ground Plane.....	4.31
A Ground Plane Break Raises Circuit Inductance, and Increases Vulnerability to External Fields.....	4.32
Skin Depth in a PCB Conductor.....	4.33
Skin Effect with PCB Conductor and Ground Plane.....	4.34
A Microstrip Transmission Line.....	4.35
Characteristic Capacitance and Propagation Delay in a Stripline.....	4.36
A Symmetric Stripline Transmission Line.....	4.37
Characteristic Capacitance and Propagation Delay in a Symmetrical Stripline.....	4.38
Microstrip PCB Layout for Two Pairs of LVDS Signals.....	4.39
Decoupling.....	4.40
Power Supply Rejection Ratio vs. Frequency for the AD8099.....	4.41
What is Proper Decoupling?.....	4.42
A Non-Ideal Capacitor Equivalent Circuit Includes Parasitic Elements.....	4.43
Impedance $Z(\Omega)$ vs. Frequency for 100 μ F Electrolytic Capacitors.....	4.44
100 μ F/20 V Tantalum Capacitor Simplified Model Impedance (Ω) vs. Frequency (Hz).....	4.45
Some Capacitor Dielectric Types for Decoupling Applications.....	4.46
Electrolytic Capacitor Types for Power Supply Applications.....	4.47
High Frequency Supply Filter(s) Require Decoupling via Short	
Low-Inductance Path (Ground Plane).....	4.48
Resonant Circuit Formed by Power Line Decoupling.....	4.49
Effects of Decoupling on Performance of the AD8000 Op Amp.....	4.50
AD8000 Power Supply Rejection Ratio (PSRR).....	4.51
AD8000 Positive PSRR Test Circuit.....	4.52
SNR Plot for the AD9445 Evaluation Board with Proper Decoupling.....	4.53
AD9445 Pinout Diagram.....	4.54
SNR Plot for an AD9445 Evaluation Board with Caps Removed from the Analog Supply.....	4.55
SNR Plot for an AD9445 Evaluation Board with Caps Removed from the Digital Supply.....	4.56
Design Tools.....	4.57
Analog Devices' Online Design Center.....	4.58
Design Tools Overview.....	4.59
ADIsimOpAmp.....	4.60
How ADIsimOpAmp is Used.....	4.61
ADIsimOpAmp (Opening Screen).....	4.62
ADIsimOpAmp: Selection Wizard.....	4.63
ADIsimOpAmp: Selection List.....	4.64
ADIsimOpAmp Screen – Normal Results.....	4.65
ADIsimOpAmp Screen - Warning.....	4.66
ADIsimOpAmp Screen – Warning (Cont.).....	4.67

High Speed System Applications

Table of Contents

ADIsimOpAmp Screen – Error.....	4.68
ADIsimOpAmp Screen – Spice Mode.....	4.69
Analog Devices and National Instruments Follow the Chip.....	4.70
Multisim Product Overview.....	4.71
Active Filter Design Using Filter Wizard.....	4.72
Selecting the Filter Response, Topology, Power Supply, CM Voltage, and Gain.....	4.73
Filter Wizard Stage Design (top).....	4.74
Filter Wizard Stage Design (bottom).....	4.75
Filter Design with Component List.....	4.76
ADC Anti-Aliasing Suppression Assistant.....	4.77
Harmonic Image DAC Design Tool.....	4.78
In Amp Gain and Level Calculator—AD623.....	4.79
In Amp Gain and Level Calculator—AD627.....	4.80
Differential Amplifier Interactive Tool.....	4.81
Active Feedback Amplifier Common Mode Range/ Gain Calculator.....	4.82
Op Amp Error Budget Calculator -1.....	4.83
Op Amp Error Budget Calculator -2.....	4.84
Op Amp Error Budget Calculator -3.....	4.85
Instrumentation Amp Error Budget Calculator -1.....	4.86
Instrumentation Amp Error Budget Calculator -2.....	4.87
Register Configuration Assistants.....	4.88
Direct Digital Synthesis (DDS) Device Configuration Assistant -1.....	4.89
Direct Digital Synthesis (DDS) Device Configuration Assistant -2.....	4.90